Rainbow-electronics ATF1504ASL Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro Software Rainbow-electronics ATF1504ASL. Rainbow Electronics ATF1504ASL User Manual Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 33
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
1
Features
High-density, High-performance, Electrically-erasable Complex Programmable
Logic Device
64 Macrocells
5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
44, 68, 84, 100 Pins
7.5 ns Maximum Pin-to-pin Delay
Registered Operation up to 125 MHz
Enhanced Routing Resources
In-System Programmability (ISP) via JTAG
Flexible Logic Macrocell
D/T/Latch Configurable Flip-flops
Global and Individual Register Control Signals
Global and Individual Output Enable
Programmable Output Slew Rate
Programmable Output Open Collector Option
Maximum Logic Utilization by Burying a Register with a COM Output
Advanced Power Management Features
Automatic µA Standby for “L” Version
Pin-controlled 1 mA Standby Mode
Programmable Pin-keeper Circuits on Inputs and I/Os
Reduced-power Feature per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 44-, 68-, and 84-lead PLCC; 44- and 100-lead TQFP; and 100-lead PQFP
Advanced EE Technology
100% Tested
Completely Reprogrammable
10,000 Program/Erase Cycles
20-year Data Retention
2000V ESD Protection
200 mA Latch-up Immunity
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
PCI-compliant
3.3V or 5.0V I/O Pins
Security Fuse Feature
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
Transparent – Latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
CC
Power-up Reset Option
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
Edge-controlled Power-down “L
Individual Macrocell Power Option
Disable ITD on Global Clocks, Inputs and I/O
High-
performance
Complex
Programmable
Logic Device
ATF1504AS
ATF1504ASL
Rev. 0950N–PLD–07/02
Zobrazit stránku 0
1 2 3 4 5 6 ... 32 33

Shrnutí obsahu

Strany 1 - Enhanced Features

1Features• High-density, High-performance, Electrically-erasable Complex ProgrammableLogic Device– 64 Macrocells– 5 Product Terms per Macrocell, Expan

Strany 2

10ATF1504AS(L)0950N–PLD–07/02Programming ATF1504AS devices are in-system programmable (ISP) devices utilizing the 4-pin JTAGprotocol. This capability

Strany 3

11ATF1504AS(L)0950N–PLD–07/02Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.2

Strany 4

12ATF1504AS(L)0950N–PLD–07/02Absolute Maximum Ratings*Temperature Under Bias... -40°Cto+85°C*NOTICE: Stresses beyond th

Strany 5

13ATF1504AS(L)0950N–PLD–07/02Note: See ordering information for valid part numbers.Timing ModelAC Characteristics (Continued)Symbol Parameter-7 -10 -1

Strany 6

14ATF1504AS(L)0950N–PLD–07/02Notes: 1. See ordering information for valid part numbers.2. The tRPAparameter must be added to the tLAD,tLAC,tTIC,tACL,a

Strany 7

15ATF1504AS(L)0950N–PLD–07/02Output AC Test LoadsNote: *Numbers in parenthesis refer to 3.0V operating conditions (preliminary).Power-down Mode The AT

Strany 8

16ATF1504AS(L)0950N–PLD–07/02JTAG-BST/ISPOverviewThe JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controllerin the ATF1504AS

Strany 9

17ATF1504AS(L)0950N–PLD–07/02BSC Configuration for Macrocell01DQ0101DQDQCaptureDRCaptureDRUpdateDR0101DQDQTDITDIOUTJOEJShiftShiftClockClockModeTDOTDOP

Strany 10 - ATF1504AS(L)

18ATF1504AS(L)0950N–PLD–07/02PCI Compliance The ATF1504AS also supports the growing need in the industry to support the newPeripheral Component Interc

Strany 11

19ATF1504AS(L)0950N–PLD–07/02Note: Leakage current is with pin-keeper off.Notes: 1. Equation A: IOH=11.9(VOUT- 5.25) * (VOUT+ 2.45) for VCC>VOUT>

Strany 12

2ATF1504AS(L)0950N–PLD–07/0244-lead TQFPTop View12345678910113332313029282726252423I/O/TDII/OI/OGNDPD1/I/OI/OTMS/I/OI/OVCCI/OI/OI/OI/O/TDOI/OI/OVCCI/O

Strany 13

20ATF1504AS(L)0950N–PLD–07/02OE (1, 2) Global OE PinsGCLR Global Clear PinGCLK (1, 2, 3) Global Clock PinsPD (1, 2) Power down pinsTDI, TMS, TCK, TDO

Strany 14

21ATF1504AS(L)0950N–PLD–07/02ATF1504AS I/O PinoutsMC PLC44-leadPLCC44-leadTQFP68-leadPLCC84-leadPLCC100-leadPQFP100-leadTQFP MC PLC44-leadPLCC44-leadT

Strany 15

22ATF1504AS(L)0950N–PLD–07/02SUPPLY CURRENT VS. SUPPLY VOLTAGE(TA=25°C, F = 0)02550751001254.50 4.75 5.00 5.25 5.50VCC(V)ICC(mA)STANDARDREDUCED POWER

Strany 16

23ATF1504AS(L)0950N–PLD–07/02OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE(VOL = 0.5V, TA=25°C)343536373839404142434.50 4.75 5.00 5.25 5.50SUPPLY VOLTAGE (V)

Strany 17

24ATF1504AS(L)0950N–PLD–07/02NORMALIZED TCOVS.TEMPERATURE (VCC=5.0V)0.80.91.01.11.2-40.0 0.0 25.0 75.0TEMPERATURE (C)NORMALIZED TCONORMALIZED TSUVS. T

Strany 18

25ATF1504AS(L)0950N–PLD–07/02Using “C” Product for IndustrialTo use commercial product for Industrial temperature ranges, down-grade one speed grade f

Strany 19

26ATF1504AS(L)0950N–PLD–07/02Using “C” Product for IndustrialTo use commercial product for Industrial temperature ranges, down-grade one speed grade f

Strany 20

27ATF1504AS(L)0950N–PLD–07/02Packaging Information44A – TQFP 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. 44A, 44-lead, 10 x 10 mm

Strany 21

28ATF1504AS(L)0950N–PLD–07/0244J – PLCCNotes: 1. This package conforms to JEDEC reference MS-018, Variation AC. 2. Dimensions D1 and E1 do not include

Strany 22

29ATF1504AS(L)0950N–PLD–07/0268J – PLCC 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. 68J, 68-lead, Plastic J-leaded Chip Carrier (

Strany 23

3ATF1504AS(L)0950N–PLD–07/02100-lead PQFPTop View12345678910111213141516171819202122232425262728293080797877767574737271706968676665646362616059585756

Strany 24 - -40.0 0.0 25.0 75.0

30ATF1504AS(L)0950N–PLD–07/0284J – PLCC 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. 84J, 84-lead, Plastic J-leaded Chip Carrier (

Strany 25

31ATF1504AS(L)0950N–PLD–07/02100Q1 – PQFPPIN 1 ID16.95 (0.667)17.45 (0.687)19.90 (0.783)20.10 (0.791)22.95 (0.904)23.45 (0.923)0.65 (0.0256) BSC0.22 (

Strany 26

32ATF1504AS(L)0950N–PLD–07/02100A – TQFP 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. 100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm

Strany 27 - 44A – TQFP

Printed on recycled paper.© Atmel Corporation 2002.Atmel Corporation makes no warranty for the use of its products, other than those expressly contain

Strany 28 - 44J – PLCC

4ATF1504AS(L)0950N–PLD–07/02Description The ATF1504AS is a high-performance, high-density complex programmable logicdevice (CPLD) that utilizes Atmel’

Strany 29 - 68J – PLCC

5ATF1504AS(L)0950N–PLD–07/02Block DiagramUnused product terms are automatically disabled by the compiler to decrease powerconsumption. A security fuse

Strany 30 - 84J – PLCC

6ATF1504AS(L)0950N–PLD–07/02Product Terms and SelectMuxEach ATF1504AS macrocell has five product terms. Each product term receives as itspossible inpu

Strany 31 - 100Q1 – PQFP

7ATF1504AS(L)0950N–PLD–07/02Foldback Bus Each macrocell also generates a foldback product term. This signal goes to the regionalbus and is available t

Strany 32 - 100A – TQFP

8ATF1504AS(L)0950N–PLD–07/02Programmable Pin-keeper Option forInputs and I/OsThe ATF1504AS offers the option of programming all input and I/O pins so

Strany 33 - 0950N–PLD–07/02 xM

9ATF1504AS(L)0950N–PLD–07/02All pin transitions are ignored until the PD pin is brought low. When the power-down fea-ture is enabled, the PD1 or PD2 p

Komentáře k této Příručce

Žádné komentáře