Rainbow-electronics AT27LV520 Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro Úložný prostor Rainbow-electronics AT27LV520. Rainbow Electronics AT27LV520 User Manual Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 12
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
1
512K (64K x 8)
Multiplexed
Addresses/
Outputs
Low-voltage
OTP EPROM
AT27LV520
Features
8-bit Multiplexed Addresses/Outputs
Fast Read Access Time – 70 ns
Dual Voltage Range Operation
Low-voltage Power Supply Range, 3.0V to 3.6V, or
Standard 5V ± 10% Supply Range
Pin Compatible with Standard AT27C520
Low-power CMOS Operation
20 µA max. Standby for ALE = V
IH
and V
CC
= 3.6V
29 mW max. Active at 5 MHz for V
CC
= 3.6V
JEDEC Standard Packages
20-lead TSSOP
20-lead SOIC
High-reliability CMOS Technology
2,000V ESD Protection
200 mA Latch-up Immunity
Rapid
Programming Algorithm – 50 µs/Byte (Typical)
CMOS- and TTL-compatible Inputs and Outputs
JEDEC Standard for LVTTL
Integrated Product Identification Code
Commercial and Industrial Temperature Range
Description
The AT27LV520 is a low-power, high-performance, 524,288-bit one-time programma-
ble read-only memory (OTP EPROM) organized 64K by eight bits. It incorporates
latches for the eight lower order address bits to multiplex with the eight data bits. This
minimizes system chip count, reduces cost, and simplifies the design of multiplexed
bus systems. It requires only one power supply in the range of 3.0V to 3.6V for normal
read mode operation, making it ideal for fast, portable systems using battery power.
Any byte can be accessed in less than 70 ns.
The AT27LV520 is available in 173 mil, 20-lead TSSOP and 300 mil, 20-lead SOIC,
one-time programmable (OTP) plastic packages.
Rev. 0911D–05/00
Pin Configurations
Pin Name Function
A8 - A15 Addresses
AD0 - AD7 Addresses/Outputs
OE
/VPP Output Enable/Program Supply
ALE Address Latch Enable
TSSOP Top View
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
A10
A12
A14
ALE
VCC
OE/VPP
A15
A13
A11
A9
A8
AD1
AD3
AD5
AD7
GND
AD6
AD4
AD2
AD0
(continued)
SOIC Top View
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OE/VPP
A15
A13
A11
A9
AD0
AD2
AD4
AD6
GND
VCC
ALE
A14
A12
A10
A8
AD1
AD3
AD5
AD7
Zobrazit stránku 0
1 2 3 4 5 6 ... 11 12

Shrnutí obsahu

Strany 1 - Pin Configurations

1512K (64K x 8) Multiplexed Addresses/ Outputs Low-voltage OTP EPROMAT27LV520Features• 8-bit Multiplexed Addresses/Outputs• Fast Read Access Time – 70

Strany 2

AT27LV52010Ordering InformationtACC (ns)ICC (mA)Active Ordering Code Package Operation Range90 8 AT27LV520-90SCAT27LV520-90XC20S20XCommercial(0°C to 7

Strany 3

AT27LV52011Packaging Information0.299 (7.60)0.291 (7.39)0.020 (0.508)0.013 (0.330)0.420 (10.7)0.393 (9.98)PIN 1.050 (1.27) BSC0.513 (13.0)0.497 (12.6)

Strany 4

© Atmel Corporation 2000.Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standa

Strany 5

AT27LV5202Atmel’s innovative design techniques provide fast speedsthat rival 5V parts while keeping the low power consump-tion of a 3.3V supply. At VC

Strany 6

AT27LV5203Note: 1. Minimum voltage is -0.6V DC which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is VCC + 0.75V

Strany 7

AT27LV5204Note: 1. VCC standby current will be slightly higher with ALE, Ai, and ADi at TTL levels.DC and AC Operating Conditions for Read OperationAT

Strany 8

AT27LV5205Note: 3, 4, 5 — see AC Waveforms for Read OperationAC Waveforms for Read Operation(1)Notes: 1. Timing measurement reference levels for all s

Strany 9 - Programming Algorithm

AT27LV5206Input Test Waveforms and Measurement LevelstR, tF < 20 ns (10% to 90%)Output Test LoadNote: CL = 100 pF including jig capacitance.Note: 1

Strany 10 - AT27LV520

AT27LV5207Programming WaveformsNotes: 1. The Input Timing Reference is 0.8V for VIL and 2.0V for VIH.2. tOE and tDFP are characteristics of the device

Strany 11 - Packaging Information

AT27LV5208Notes: 1. VCC must be applied simultaneously or before OE/VPP and removed simultaneously or after OE/VPP.2. Program Pulse width tolerance is

Strany 12 - 0911D–05/00/xM

AT27LV5209Rapid™ Programming AlgorithmA 50 µs ALE pulse width is used to program. The addressis set to the first location. VCC is raised to 6.5V and O

Komentáře k této Příručce

Žádné komentáře