Rainbow-electronics ATF1508ASL Uživatelský manuál

Procházejte online nebo si stáhněte Uživatelský manuál pro Software Rainbow-electronics ATF1508ASL. Rainbow Electronics ATF1508ASL User Manual Uživatelská příručka

  • Stažení
  • Přidat do mých příruček
  • Tisk
  • Strana
    / 30
  • Tabulka s obsahem
  • KNIHY
  • Hodnocené. / 5. Na základě hodnocení zákazníků
Zobrazit stránku 0
1
Features
High-density, High-performance, Electrically-erasable Complex
Programmable Logic Device
128 Macrocells
5 Product Terms per Macrocell, Expandable up to 40 per Macrocell
84, 100, 160 Pins
7.5 ns Maximum Pin-to-pin Delay
Registered Operation up to 125 MHz
Enhanced Routing Resources
Flexible Logic Macrocell
D/T/Latch Configured Flip-flops
Global and Individual Register Control Signals
Global and Individual Output Enable
Programmable Output Slew Rate
Programmable Output Open Collector Option
Maximum Logic Utilization by Burying a Register within a COM Output
Advanced Power Management Features
Automatic 10 µA Standby for “L Version
Pin-controlled 1 mA Standby Mode
Programmable Pin-keeper Inputs and I/Os
Reduced-power Feature per Macrocell
Available in Commercial and Industrial Temperature Ranges
Available in 84-lead PLCC, 100-lead PQFP, 100-lead TQFP and 160-lead PQFP Packages
Advanced EE Technology
100% Tested
Completely Reprogrammable
10,000 Program/Erase Cycles
20-year Data Retention
2000V ESD Protection
200 mA Latch-up Immunity
JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported
Fast In-System Programmability (ISP) via JTAG
PCI-compliant
3.3 or 5.0V I/O Pins
Security Fuse Feature
Enhanced Features
Improved Connectivity (Additional Feedback Routing, Alternate Input Routing)
Output Enable Product Terms
Transparent-latch Mode
Combinatorial Output with Registered Feedback within Any Macrocell
Three Global Clock Pins
ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O
Fast Registered Input from Product Term
Programmable “Pin-keeper” Option
V
CC
Power-up Reset Option
Pull-up Option on JTAG Pins TMS and TDI
Advanced Power Management Features
Edge-controlled Power-down “L
Individual Macrocell Power Option
Disable ITD on Global Clocks, Inputs and I/O for “Z” Parts
High-
performance
EE PLD
ATF1508AS
ATF1508ASL
Rev. 0784O–PLD–09/02
Zobrazit stránku 0
1 2 3 4 5 6 ... 29 30

Shrnutí obsahu

Strany 1 - ATF1508ASL

1Features• High-density, High-performance, Electrically-erasable ComplexProgrammable Logic Device– 128 Macrocells– 5 Product Terms per Macrocell, Expa

Strany 2

10ATF1508AS(L)0784O–PLD–09/02BSCConfigurationPins andMacrocells(Except JTAGTAP Pins)Note: The ATF1508AS has a pull-up option on TMS and TDI pins. This

Strany 3

11ATF1508AS(L)0784O–PLD–09/02PCI Compliance The ATF1508AS also supports the growing need in the industry to support the new PeripheralComponent Interc

Strany 4

12ATF1508AS(L)0784O–PLD–09/02Note: 1. Leakage current is without pin-keeper off.Notes: 1. Equation A: IOH=11.9(VOUT- 5.25) * (VOUT+ 2.45) for VCC>V

Strany 5

13ATF1508AS(L)0784O–PLD–09/02Power-downModeThe ATF1508AS includes two pins for optional pin-controlled power-down feature. When thismode is enabled, t

Strany 6

14ATF1508AS(L)0784O–PLD–09/02Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.2

Strany 7

15ATF1508AS(L)0784O–PLD–09/02Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (h

Strany 8

16ATF1508AS(L)0784O–PLD–09/02SUPPLY CURRENT VS. SUPPLY VOLTAGE(TA= 25°C, F = 0)50.0100.0150.0200.0250.04.50 4.75 5.00 5.25 5.50VCC(V)ICC(mA)STANDARD P

Strany 9

17ATF1508AS(L)0784O–PLD–09/02OUTPUT SOURCE CURRENTVS. SUPPLY VOLTAGE (VCC=5V,TA= 25°C)-110-90-70-50-30-100.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5 .0O

Strany 10 - ATF1508AS(L)

18ATF1508AS(L)0784O–PLD–09/02NORMALIZED TSUVS. TEMPERATURE (VCC=5.0V)0.800.901.001.101.20-40 0 25 75TEMPERATURE (C)NORMALIZED TSU

Strany 11

19ATF1508AS(L)0784O–PLD–09/02AC Characteristics(1)Symbol Parameter-7 -10 -15 -20 -25UnitsMin Max Min Max Min Max Min Max Min MaxtPD1Input or Feedback

Strany 12

2ATF1508AS(L)0784O–PLD–09/0284-lead PLCCTop View100-lead TQFPTop View121314151617181920212223242526272829303132747372717069686766656463626160595857565

Strany 13

20ATF1508AS(L)0784O–PLD–09/02Notes: 1. See ordering information for valid part numbers.2. The tRPAparameter must be added to the tLAD,tLAC,tTIC,tACL,a

Strany 14

21ATF1508AS(L)0784O–PLD–09/02OE (1, 2) Global OE PinsGCLR Global Clear PinGCLK (1, 2, 3) Global Clock PinsPD (1, 2) Power-down pinsTDI, TMS, TCK, TDO

Strany 15

22ATF1508AS(L)0784O–PLD–09/02ATF1508AS I/O PinoutsMC PLB84-leadJ-lead100-leadPQFP100-leadTQFP160-leadPQFP MC PLB84-leadJ-lead100-leadPQFP100-leadTQFP1

Strany 16

23ATF1508AS(L)0784O–PLD–09/0266E––––98G––––67E/PD245 43 41 63 99 G 64 66 64 10168 E – – – 64 100 G – – – 10269E46444265101G65676510370 E – 46 44 67 10

Strany 17

24ATF1508AS(L)0784O–PLD–09/02Using “C” Product for IndustrialTo use commercial product for Industrial temperature ranges, down-grade one speed grade f

Strany 18

25ATF1508AS(L)0784O–PLD–09/02Using “C” Product for IndustrialTo use commercial product for Industrial temperature ranges, down-grade one speed grade f

Strany 19

26ATF1508AS(L)0784O–PLD–09/02Package Information84J–PLCC2325 Orchard ParkwaySan Jose, CA 95131TITLEDRAWING NO.RREV.84J, 84-lead, Plastic J-leaded Chip

Strany 20

27ATF1508AS(L)0784O–PLD–09/02100Q1 – PQFPPIN1IDA0º~7ºA1JEDEC STANDARD MS-022, GC-1PIN 109/10/20022325 Orchard ParkwaySan Jose, CA 95131TITLEDRAWING NO

Strany 21

28ATF1508AS(L)0784O–PLD–09/02100A – TQFP 2325 Orchard Parkway San Jose, CA 95131TITLEDRAWING NO.RREV. 100A, 100-lead, 14 x 14 mm Body Size, 1.0 mm

Strany 22

29ATF1508AS(L)0784O–PLD–09/02160Q1 – PQFP2325 Orchard ParkwaySan Jose, CA 95131TITLEDRAWING NO.RREV. 160Q1 A3/28/02160Q1, 160-lead, 28

Strany 23

3ATF1508AS(L)0784O–PLD–09/02Block Diagram8to1216

Strany 24

Printed on recycled paper.© Atmel Corporation 2002.Atmel Corporation makes no warranty for the use of its products, other than those expressly contain

Strany 25

4ATF1508AS(L)0784O–PLD–09/02Description The ATF1508AS is a high-performance, high-density complex programmable logic device(CPLD) that utilizes Atmel’

Strany 26

5ATF1508AS(L)0784O–PLD–09/02Flip-flop The ATF1508AS’s flip-flop has very flexible data and control functions. The data input cancome from either the X

Strany 27

6ATF1508AS(L)0784O–PLD–09/02Figure 1. ATF1508AS MacrocellProgrammablePin-keeperOption forInputs and I/OsThe ATF1508AS offers the option of programming

Strany 28

7ATF1508AS(L)0784O–PLD–09/02Speed/PowerManagementThe ATF1508AS has several built-in speed and power management features. TheATF1508AS contains circuit

Strany 29

8ATF1508AS(L)0784O–PLD–09/02DesignSoftwareSupportATF1508AS designs are supported by several third-party tools. Automated fitters allow logicsynthesis

Strany 30 - 0784O–PLD–09/02 xM

9ATF1508AS(L)0784O–PLD–09/02ISPProgrammingProtectionThe ATF1508AS has a special feature that locks the device and prevents the inputs and I/Ofrom driv

Komentáře k této Příručce

Žádné komentáře