
Features• Supply Voltage up to 40V• RDSon Typically 0.8Ω at 25°C, Maximum 1.8Ω at 200°C• Up to 1.0A Output Current• Three Half-bridge Outputs Formed b
104951A–AUTO–08/06ATA68323.5 Thermal shutdown on Tj switch on185 210 235 °C B3.6Thermal shutdown hysteresis∆Tj switch off15 K B3.7Ratio thermal shutdo
114951A–AUTO–08/06ATA68324.14Open load detection current ratioIOLoutLX/IOLoutHX1.2 34.15High-side output switch on delay(1),(2)VVS = 13V RLoad=30Ωtdon
124951A–AUTO–08/06ATA68329. Serial Interface TimingNo. Parameters Test Conditions Pin Timing Chart No.(1)Symbol Min. Typ. Max. Unit Type*8 Serial Inte
134951A–AUTO–08/06ATA6832Figure 9-1. Serial Interface Timing with Chart Number 1DOCSCLKCSDOCLKOutput DO: High level = 0.8 × VCC, low level = 0.2 × VCC
144951A–AUTO–08/06ATA683210. Application CircuitFigure 10-1. Application Circuit 10.1 Application Notes• Connect the blocking capacitors at VCC and VS
154951A–AUTO–08/06ATA683212. Package Information 11. Ordering InformationExtended Type Number Package RemarksATA6832-PFQW QFN18 Taped and reeled, Pb-f
Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise,
24951A–AUTO–08/06ATA6832Figure 1-1. Block Diagram FaultdetectorFaultdetectorSIHS2LS2HS1LS1Controllogic5CLK6PWM7DO3CS4DIInput registerOuput registerSer
34951A–AUTO–08/06ATA68322. Pin ConfigurationFigure 2-1. Pinning QFN24 OUT3SOUT3FCSDICLKPWMOUT2FVS2VS1VCCGNDDOPGND3PGND1OUT1SOUT1PGND2OUT2S123456121110
44951A–AUTO–08/06ATA68323. Functional Description3.1 Serial InterfaceData transfer starts with the falling edge of the CS signal. Data must appear at
54951A–AUTO–08/06ATA6832Table 3-2. Output Data ProtocolBitOutput (Status) Register Function0 TP Temperature prewarning: high = warning 1 Status LS1Nor
64951A–AUTO–08/06ATA6832After power-on reset, the input register has the following status:The following patterns are used to enable internal test mode
74951A–AUTO–08/06ATA68323.4 Overtemperature ProtectionIf the junction temperature of one or more output stages exceeds the thermal prewarning thresh-o
84951A–AUTO–08/06ATA68324. Absolute Maximum RatingsStresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the dev
94951A–AUTO–08/06ATA68327. Noise and Surge ImmunityParameters Test Conditions ValueConducted interferences ISO 7637-1 Level 4(1)Interference suppressi
Komentáře k této Příručce